Method of forming photonics structures

ABSTRACT

The disclosed embodiments relate to an integrated circuit structure and methods of forming them in which photonic devices are formed on the back end of fabricating a CMOS semiconductor structure containing electronic devices. Doped regions associated with the photonic devices are formed using microwave annealing for dopant activation.

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application is a continuation of U.S. application Ser. No. 13/600,779, filed Aug. 31, 2012, which is incorporated herein by reference in its entirety.

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH/DEVELOPMENT

This invention was made with Government support under Agreement No. HR0011-11-9-0009, awarded by DARPA. The Government has certain rights in this invention.

TECHNICAL FIELD

Embodiments of the invention relate generally to manufacturing of photonic structures and electronic devices over silicon wafers, and specifically directed to methods of forming photonic structures at the back-end of a CMOS process flow.

BACKGROUND

Photonics over silicon have generated increasing interest over the years, primarily for optical transmission and optical interconnects in microelectronics circuits. Photonic devices such as waveguides, modulators and detectors are usually formed with silicon or polysilicon and germanium materials on a semiconductor-on-insulator (SOI) or bulk silicon wafer utilizing a complementary metal-oxide semiconductor (CMOS) process. One conventional method of integrating photonic devices into the CMOS process flow occurs at the front-end of the CMOS processing line. The typical front-end method involves first fabricating photonic devices on a substrate and then fabricating electronic devices (e.g., transistors) on a single CMOS wafer with different silicon material thicknesses for the photonic devices and the electronic devices.

Front-end integration of photonic devices presents the problem that the additional processing steps required to make the photonic devices can interfere with the conventional CMOS process flow. For instance, front-end integration of photonic devices on a silicon on insulator (SOI) wafer requires a substrate having a thicker (>1 p.m) buried oxide material and a thicker (>200 nm) silicon material compared to standard CMOS electronic SOI devices which may use a substrate having a <1 μm thick buried oxide material and a <200 nm thick silicon material. The additional processing steps required to make photonic devices in the front-end of the conventional CMOS processing line increases overall complexity and cost of an integrated circuit containing both CMOS electronics devices and photonics devices. In addition, for a side-by-side layout of CMOS electronic devices and photonics devices, the photonic devices take up valuable substrate space that could be used for electronic devices. Improved methods to make photonic devices in the back-end of a CMOS processing line are desired.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows photonic and electronic devices fabricated in a single CMOS semiconductor structure in accordance with a disclosed embodiment;

FIG. 2 shows a method of forming photonic and electronic devices in a single CMOS semiconductor structure in accordance with a disclosed embodiment; and,

FIG. 3 shows a method of forming photonic and electronic devices in a single CMOS semiconductor structure in accordance with a disclosed embodiment.

DETAILED DESCRIPTION

In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments that may be practiced. It should be understood that like reference numbers represent like elements throughout the drawings. These embodiments are described in sufficient detail to enable those skilled in the art to make and use them, and it is to be understood that structural, material, electrical, and procedural changes may be made to the specific embodiments disclosed, only some of which are discussed in detail below.

The terms “wafer” and “substrate” are to be understood as interchangeable and as including silicon, silicon-on-insulator (SOI) or silicon-on-sapphire (SOS), doped and undoped semiconductors, epitaxial materials of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “wafer” and “substrate” in the following description, previous process steps may have been utilized to form regions, junctions, or material layers in or on the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, gallium arsenide, or other known semiconductor materials.

Photonic devices include photonic waveguides, modulators, demodulators, and photodetectors, among other devices. Dopant activation is often required to make active photonic devices (e.g., photodetectors, modulators) function and to create ohmic electrical contact areas. In forming active photonic devices and ohmic contacts, the dopant region can be formed by implanting the dopant atoms into a semiconductor material and then activating the dopant by thermally heating it. Heating of the dopant at a high temperature (e.g., 1000° Celsius), requires that the dopant activation step occur before metallization, because the metallization materials can be damaged by such high temperatures. It is for this reason that photonics devices are formed before the completion of CMOS circuits and before formation of metallization materials which interconnect photonics and electrical devices. One challenge with creating active photonic devices at the back-end of the CMOS process flow, after metallization of CMOS circuits occurs, is the use of low temperatures (i.e., below about 500° Celsius) to prevent damage to the CMOS circuits and metallization.

Described herein are methods of integrating photonics devices in a conventional CMOS process flow. The disclosed embodiments relate to methods of forming photonic and electronic devices on a single CMOS semiconductor structure at the back-end of the CMOS process flow. The photonic devices are formed using low deposition temperature polysilicon, germanium and silicon-germanium techniques such as, for example, physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma-enhanced CVD (PECVD), spin-on-glass (SOG) deposition, and atomic layer deposition (ALD). The disclosed embodiments also utilize electromagnetic, such as microwave, annealing at temperatures between about 200° Celsius to about 500° Celsius, preferably about 300° Celsius to about 400° Celsius, for at least five (5) minutes and up to two (2) hours for dopant activation and annealing of the active photonic devices and ohmic contacts. Although any appropriate energy capable of being absorbed into the region being annealed is appropriate, for convenience, only microwave energy will be discussed hereafter. Microwave based activation techniques can effectively activate the desired dopants, for example, phosphorous, antimony, gallium, boron or arsenic doping atoms, without compromising front end CMOS circuits or metallization thereby enabling the full integration of photonics devices at the back-end of the CMOS process flow. Low temperature microwave annealing also results in less dopant migration out of (and into) the dopant region in the substrate and results in more uniform dopant concentration within the dopant region.

In front-end integration of photonics devices in a conventional CMOS process, the photonic devices are usually formed with silicon or polysilicon, germanium and silicon-germanium materials on a SOI wafer. Another advantage of the back-end integration is that photonics devices can be formed of additional materials, which might otherwise be affected by the processing used to form electronic devices if a front end process is used. For example, back end processing can use silicon nitride to form photonic devices, which has better photon propagation than polysilicon. For example, instead of fabricating a waveguide core using silicon or polysilicon on SOI substrates at the front end, the waveguide core could be formed of silicon nitride on an SOI substrate in a back end process.

Referring to the drawings, where like reference numbers designate like elements, FIG. 1 shows a partial cross-section view of one embodiment of a semiconductor structure 200 fabricated using back end processing to form a photonics integrated structure 101 over a CMOS integrated structure 103 on the same supporting substrate. The photonics integrated structure 101 includes, as an example, a photodetector 250A and a modulator 250B. The CMOS integrated structure 103 includes, as an example, an electronic device 210 fabricated as a transistor. The semiconductor structure 200 can be fabricated using the methods described below in connection with FIGS. 2 and 3.

The CMOS integrated structure 103 comprises a silicon substrate 201, a buried oxide (BOX) 202 formed of, for example, silicon dioxide, a silicon fabrication material 203, a gate oxide material 219, and alternating metal and insulating materials forming an interlayer dielectric (ILD) metallization structure which includes insulation (e.g., SiO2 or BPSG) material 205, Metal 1 material 214, insulation (e.g., SiO2 or BPSG) material 206, Metal 2 material 215, last Metal material 216, and a passivation material 218, for example, silicon dioxide. The Metal 1 material 214 is connected by via conductors 217 to the underlying circuitry of the electronic device 210.

The electronic device 210 is formed using the conventional CMOS process as known to those skilled in the art. The electronic device 210 comprises a doped well 204, drain 211A and source 211B implant regions, a gate 212 over the gate oxide material 219 and gate sidewall spacers 213. The gate 212 may be formed of polysilicon. The insulation material 205 covers the electronic device 210 and the silicon fabrication material 203, which is supported by the buried oxide (BOX) 202 and the silicon substrate 201.

The photonics integrated structure 101 is formed, in this embodiment, over the CMOS integrated structure 103 and comprises a semiconductor material 251 formed over passivation layer 218, an oxide material 252, a silicon fabrication material 253 in which photodetector 250A and modulator 250B are formed. Alternating metal and insulating materials form an ILD metallization structure which includes insulation (e.g., SiO2 or BPSG) material 255, Metal 1 material 264, insulation (e.g., SiO2 or BPSG) material 256, Metal 2 material 265, last Metal material 266, and passivation material 267.

The photodetector 250A can comprise a doped or un-doped germanium (Ge) or silicon-germanium (SiGe) region 262 formed over a silicon waveguide core 253 a. The waveguide core 253 a is surrounded by cladding material formed by oxide material 252 and isolation regions 254 which can be formed of silicon dioxide (SiO2). The insulation material 255 also functions as part of the cladding for waveguide core 253 a. The modulator 250B can be formed as a doped or undoped silicon waveguide core 253 b which has additionally doped regions 261A and 261B which can be connected by conductors 257 to modulate light within waveguide core 253 b. The photonics structure 101 may also contain ohmic contact regions 263A, 263B, 263C, and 263D to create ohmic contacts with conductors 257. The ohmic contact regions may be, for example, highly doped contact regions or low temperature formed silicides, such as Ni silicides. For example, photodetector 250A can contain ohmic contact regions 263A and 263B and modulator 250B may contain ohmic contact regions 263C and 263D. Ohmic contact regions 263C and 263D may contain dopant quantities higher than that of doped regions 261A and 261B. The germanium (Ge) or silicon-germanium (SiGe) region 262 can be used as the photon detector in photodetector device 250A. The oxide material 252 and additional insulation 255 and isolation regions 254 materials may be used as cladding materials surrounding the silicon waveguide cores 253 a and 253 b. The insulation material 255, which may be silicon dioxide or BPSG, covers the photonic devices 250 and the silicon fabrication material 253. The photonic devices 250 may use a thicker (>1 um) oxide material 252 and a thicker (>200 nm) silicon fabrication material 253 compared to the buried oxide (BOX) material 202 (<1 μm) and the silicon material 203 (<200 nm) on which the CMOS electronic devices 210 are formed.

Alternating metal and insulating materials in the photonics structure 101 form an ILD metallization structure which includes insulation (e.g., SiO2 or BPSG) materials 255, 256, Metal 1 material 264, Metal 2 material 265, last Metal material 266 and a passivation material 267. The insulation materials 255, 256 provide electrical and optical isolation of the photodetector 250A and modulator 250B. The Metal 1 material 264 is connected by conductors 257 to the underlying photonics devices. Contact 207 connects the Metal 1 material 264 of the integrated photonic structure 101 to the last Metal material 216 of integrated CMOS structure 103 as an example of the electrical connection between structures 101 and 103. It shall be appreciated that the semiconductor structure 200 can be fabricated with any number of electronic and photonic devices and with any number of contacts 207 between structures 101 and 103 to form a desired electronic and photonic arrangement within semiconductor structure 200.

FIG. 1 is merely representative of a photonics circuit which includes waveguides 253 a, 253 b, and associated photodetector 250A and modulator 250B. However, any photonics devices can be integrated over an integrated CMOS structure 103 using the described fabrication techniques using microwave activation energy for activating dopants in a temperature range of about 200° Celsius to about 500° Celsius, preferably in the range of about 300° Celsius to about 400° Celsius, which does not affect the underlying integrated CMOS circuit 103.

FIG. 2 shows a method of forming the semiconductor structure 200 using back-end integration of the photonics devices in a CMOS process flow in accordance with a disclosed embodiment. A CMOS semiconductor structure 103 having one or more electronic devices 210 is first fabricated at step 300 using known CMOS process techniques. The CMOS structure includes the passivation layer 218. At step 310, associated materials for the photonic structure 101 are deposited over the CMOS integrated structure 103. These include semiconductor material 251, e.g. silicon, oxide material 252, and a fabrication semiconductor material 253. The semiconductor material 251 is deposited over the passivation protection material 218, an oxide material 252 with appropriate thickness for forming the photonic devices 250 (e.g., >1 Rm) is deposited over the semiconductor material 251, and a silicon fabrication material 253 with appropriate thickness for the photonic devices 250 (e.g., >200 nm) is deposited over the oxide material 252. The materials 251, 252 and 253 are deposited with low temperature deposition techniques, for example, physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma-enhanced CVD (PECVD), spinon-glass (SOG) deposition, and atomic layer deposition (ALD). At step 320, isolation regions 254, for example, trench isolation regions, are defined and etched in the silicon fabrication material 253 using, for example, photolithography, etching, fill, and chemical-mechanical polishing (CMP), to produce the isolation regions 254 at desired locations in the semiconductor fabrication material 253. The isolation regions 254 define areas in the fabrication material 253 where photonics devices, e.g. photodetector 250A and modulator 250B are to be formed.

At step 330, doped regions 261A, 261B are formed within the silicon core 253 b between two isolation regions 254 for modulator 250B. At this step other doped regions may also be formed, for example, silicon waveguide core 253 b may be doped and ohmic contact regions 263C, 263D can also be doped. The dopants are those typically used in forming integrated circuits, e.g. boron, phosphorus, antimony, gallium and arsenic. The doped regions may be formed, for example, to an atomic concentration of about 1×1016 to about 1×1021 dopants per cm3. In addition to the formation of doped regions, low temperature silicide materials, such as Ni, may also be applied to form ohmic contact regions. At step 340, the doped regions 261A and 261B, as well as any other doped regions and silicide materials are annealed and activated using low temperature microwave annealing. In forming active photonic devices, the dopant region (e.g., 261A and 261B) is formed by implanting the dopant atoms into the semiconductor material (e.g., silicon fabrication material 253) and then activating the dopant by heating it. Dopant activation of the active photonic devices can be achieved by microwave annealing inside, for example, a cavity applicator microwave system operating at about 2.45 GHz at about 1300 W, or for example by a microwave system operating in a range of wavelengths between about 1.5 to about 8.5 GHz, although any suitable frequency and power can be used. Using a low temperature to activate the dopants will not disturb the underlying CMOS structure 103. The microwave system heats the fabricated CMOS structure 103 and the partially completed photonics integrated structure 101 to temperatures between about 200° Celsius to about 500° Celsius, preferably about 300° Celsius to about 400° Celsius, for at least about 5 minutes and up to about two (2) hours. Microwave based activation techniques can effectively activate the desired dopants, for example, phosphorous, antimony, gallium, boron or arsenic doping atoms. Steps 330 and 340 may be repeated to define and activate additional doping regions and ohmic contact regions.

At step 350, the germanium (or silicon-germanium) material 262 is deposited on the silicon material 253 a, the later of which functions as a waveguide core. Ohmic contacts 263A, 263B are also implanted into or applied to the material 262. At step 360, an interlayer dielectric structure (ILD) is formed using back-end insulators 255, 256 and metal materials (e.g., one or more of Metal 1 material 264, via 1 material 256, Metal 2 material 265 and last Metal material 266) are deposited to provide electrical contact between associated materials of the photonic semiconductor structure and to the photonic devices 250. Also, contacts 207 between structures 101 and 103 are formed. The insulator 255, together with isolation regions 254 and oxide material 252 provide cladding around waveguide core 253 a. The photodetector material 262 detects light within waveguide core 253 a. After all metal and insulator layers of the ILD are formed, at step 370, the passivation material 267 is deposited on the CMOS semiconductor structure 200.

In this embodiment, dopant activation and annealing using the microwave annealing process in step 340 occurs after the semiconductor and oxide materials 251, 252, 253 step 310, isolation region 254 step 320 and doped region step 330, but before the germanium (or silicon-germanium) deposition step 360. In another embodiment, as shown in FIG. 3, the dopant activation and annealing step using low temperature microwave annealing occurs after the germanium (or silicon-germanium) deposition step 430 and after ohmic contact regions 263A, 263B, 263C, 263D are doped or applied. In FIG. 3, steps 300 to 320 are identical to the same numbered steps in FIG. 2. At step 430, the germanium (or silicon-germanium) material 262 is deposited on the silicon fabrication material 253, i.e. deposited on the waveguide 253 a. At step 440, in addition to forming doped regions 261A, 261B within the silicon core 253 b for modulator 250B in addition to ohmic contact regions 263C and 263D, as described above with reference to FIG. 2, ohmic contact regions 263A and 263B are also formed within germanium material 262 to create ohmic electrical contact regions. Ohmic contact regions 263A and 263B may be, for example, highly doped regions or low temperature formed silicides, such as Ni silicides. Silicon core 253 b may also be doped. The dopants are those typically used in forming integrated circuits, e.g. boron, phosphorus, antimony, gallium and arsenic. At step 450, the silicon core 253 b, doped regions 261A and 261B, and ohmic contact regions 263A, 263B, 263C, and 263D are activated using low temperature microwave annealing as described above in connection to step 340 of FIG. 2. Steps 370 and 380 in FIG. 3 are identical to the same numbered steps in FIG. 2.

While disclosed embodiments have been described in detail, it should be readily understood that the invention is not limited to the disclosed embodiments. Rather the disclosed embodiments can be modified to incorporate any number of variations, alterations, substitutions or equivalent arrangements not heretofore described. For example, while FIG. 1 shows a partial cross-section view of a semiconductor structure 200 fabricated with an exemplary photodetector, waveguide and modulator and an exemplary transistor, it shall be appreciated that the disclosed embodiments can be modified to fabricate the semiconductor structure 200 with other photonic devices such as, for example, modulators, demodulators, light sources, as well and other electronic devices such as transistors, diodes, and others. Accordingly, the invention is not limited by the disclosed embodiments but is only limited by the scope of the appended claims. 

I claim:
 1. A semiconductor structure, comprising: at least one CMOS structure containing an electronic device formed from a first semiconductor material over a substrate; at least one photonic device formed from a second semiconductor material disposed above the electronic device, the at least one photonic device having associated microwave activated dopant implants; a buried oxide material between the first semiconductor material and the second semiconductor material, configured to function as a cladding for the at least one photonic device.
 2. The semiconductor structure according to claim 1, wherein the second semiconductor material forms part of a silicon on insulator substrate formed over the first semiconductor material.
 3. The semiconductor structure according to claim 1, wherein the at least one photonic device is selected from a group consisting of a waveguide, a modulator, a demodulator and a photodetector.
 4. The semiconductor structure according to claim 1, further comprising an electrical connection between the at least one photonic device and the electronic device.
 5. The semiconductor structure according to claim 1, wherein the second semiconductor material is thicker than the first semiconductor material from which the electronic device of the at least one CMOS structure is formed.
 6. The semiconductor structure according to claim 1, wherein the buried oxide material has a thickness greater than or equal to 1 micrometer and the second semiconductor material has a thickness greater than or equal to 200 nanometers.
 7. The semiconductor structure according to claim 1, wherein the at least one photonic device comprises a waveguide including the second semiconductor material and a photodetector material in association with the waveguide.
 8. The semiconductor structure according to claim 7, wherein the photodetector material comprises one of germanium and silicon-germanium.
 9. The semiconductor structure according to claim 1, further comprising a metallization material and an electrical connection between the metallization material and the photonic device.
 10. The semiconductor structure according to claim 1, further comprising: a first metallization material associated with the electronic device in the at least one CMOS structure; a second metallization material associated with the photonic device; and an electrical connection between the first metallization material and the second metallization material. 